
166
8161D–AVR–10/09
ATmega48PA/88PA/168PA/328P
18. SPI – Serial Peripheral Interface
18.1
Features
Full-duplex, Three-wire Synchronous Data Transfer
Master or Slave Operation
LSB First or MSB First Data Transfer
Seven Programmable Bit Rates
End of Transmission Interrupt Flag
Write Collision Flag Protection
Wake-up from Idle Mode
Double Speed (CK/2) Master SPI Mode
18.2
Overview
The Serial Peripheral Interface (SPI) allows high-speed synchronous data transfer between the
ATmega48PA/88PA/168PA/328P and peripheral devices or between several AVR devices.
module.
Figure 18-1. SPI Block Diagram
Note:
SPI2X
DIVIDER
/2/4/8/16/32/64/128